

COLLEGE OF ENGINEERING & TECHNOLOGY (AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

mnjhbDEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

.....

TEACHING PLAN

		Course Title	Semes ter				lemic ear	Date of commence ment of Semester		
19CS	19CS3T03 COL ORGA ARCH		ION III	CSE	5	2020-21				
Pre-i	requisites:		Basics o	Basics of Computer Hardare						
COU	IRSE OUT	COMES								
1			ture of computer	organization an	d its instructio	n sets.(F	X1,K2)			
2	Define the	CPU operatio	ons and language	concepts (K1)						
						71 170 17	70)			
3	Explain the	Explain the arithmetic algorithms and decimal arithmetic operations .(K1,K2,K3)								
4	Demonstrat	te input/outpu	at and memory o	rganization in th	ne computer sy	stems.(I	K2,K3)			
5	Express the	concept of p	pipelining and va	rious processor	families.(K2,k	(6)				
Unit	Out Comes Bloom' Level		To	opics/Activity		Text Book / Refere nce	Cont act Hour	Delivery Method		
			UNI	Γ-I: Introduct	ion					
			Basic Structur Machine Instr	e of Computers uctions	s and					
	CO1:	1.01	Basic Organiza	tion of Compute	ers	T2	1	Chalk ,talk		
		1.02	Von Newmann	Computers		T2	1	Chalk ,talk		
I	compute	r 1.03	Functional Unit	ts		T2	1	Chalk ,talk		
	organizat n and	its 1.04	Basic Operation	nal Concepts,		T2	1	Chalk ,talk		
	instructio	n 1.05	Generation of c	computers		T2	1	PPT		
	sets.(K1,k	(2) 1.06	Numbers			T2	1	PPT		
	30.0.(11.1)	1.07		erations and Inst		T2	1	PPT		
		1.08	•	ons and Addres		T2	1	Chalk ,talk		
	1	1.09	Instructions and	d Instruction Sec	quencing	T2	1	PPT		



COLLEGE OF ENGINEERING & TECHNOLOGY (AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

	,		ectilaramparam, W.O.Dr., Narsapar-55-12			
		1.10	Addressing Modes	T2	1	Chalk, Talk,PPT
	1.11 Ass		Assembly Language		1	PPT
		1.12 Basic Input / Output Operations		T2	1	PPT
		1.13	Case study: Arithmetic & Logic	T1	1	Web
			Instructions of ARM Processor		1	Resources
		1.14	Branch Instructions of ARM Processor	T1	1	Web Resources
		1.15	I/O Operations of ARM Processor	T1	1	Web Resources
				Total		15
			UNIT-II: Stacks and Queues	1000		10
			Central Processing Unit and			
			Programming the basic Computer			
			CPU - General Register and Stack			
		2.01	Organizations	T2	1	Chalk ,Talk
		2.02		тэ	1	Web
		2.02	Instructions Formats	T2	1	Resources
	CO2:	2.03	Addressing Modes	T2	1	Chalk ,Talk
	Define the	2.04	Data Transferand Manipulation	T2	1	Chalk ,Talk
	CPU operations and language	2.05	RISC	T2	1	Web
II					1	Resources
11		2.06	Programming the Basic Computer –	T2	1	Web
			Machine Language			Resources
	concepts.(K 1)	2.07	Assembly Language	T2	1	Chalk ,Talk ,PPT
		2.08	Programming Arithmetic Operations	T2	1	PPT
		2.09	Programming Logic Operations		1	
		2.10	Micro Program Examples	T2	1	Web
			Where I regram Examples			Resources
		2.11	Case Study – Design of Control Unit.	T2	1	Web
	, , ,				Resources	
			Total			11
			UNIT-III: Linked Lists	 		
	CO3: Explain the	2.0	Computer Arithmetic	Т2	1	Challe T-11
		3.0	<u> </u>	T2	1	Chalk ,Talk
	arithmetic algorithms	3.02	Addition with Signed-2' Complement Data	T2	1	Chalk ,Talk
III	and	3.03	Subtraction with Signed-Magnitude Data	T2	1	Chalk ,Talk, PPT
	decimal arithmetic	3.04		T2	1	Chalk ,Talk
	operations .(K1,K2,K3)	3.03		T2	1	Chalk ,Talk
implementation for Signed-Wagintude						



COLLEGE OF ENGINEERING & TECHNOLOGY (AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

		OCC	narampuram, W.G.DT., Narsapur-534 Data	1200, (741)	anna i i	ddc3ii)
		3.06		TD2	1	
			Booth Multiplication Algorithm	T2	1	
		3.07	Division Algorithms	T2	1	Chalk ,Talk,PPT
		3.08	Floating Point Arithmetic operations	T2	1	PPT
		3.09	Decimal Arithmetic Unit	T2	1	PPT
		3.10	Decimal Arithmetic Operations	T2	1	Web Resources
				Total		10
		UNIT-I	V: Input-Output and Memory Organ			
		4.01	Accessing I/O Devices	T2	1	PPT
	GO 4	4.02	Interrupts	T2	1	Chalk ,Talk
	CO4:	4.03	Direct Memory Access	T2	1	Chalk ,Talk
	Demonstrat	4.04	Buses	T2	1	PPT
IV	e input/outp	4.05	Interface Circuits	T2	1	Chalk ,Talk
	input/outp	4.06	Standard I/O interfaces	T2	1	Chalk ,Talk
	ut and	4.07	Memory Hierarchy	T2	1	Chalk ,Talk
	memory	4.08	Processor Examples Memory	T2	1	Web
	organizatio n in the		Hierarchy		1	Resources
	computer	4.09	Main Memory	T2	1	Chalk ,Talk,PPT
	systems.(K2	4.10	Auxiliary Memory	T2	1	Chalk ,Talk
	,K3)	4.11	Associative Memory	T2	1	Chalk ,Talk
		4.12	Virtual Memory	T2		PPT
	Rev	vision Dire	ect Memory Access		1	Chalk ,Talk, PPT
						13
		UN	IT-V: Pipelining and Processor Fami	lies		
		5.01	Basic Concepts	T2,T1	1	Web Resources
	CO5: Express the concept of	5.02	Data Hazards	T2,T1	1	Web Resources, Chalk ,talk
V 7	pipelining and various	5.03	Instruction Hazards	T2,T1	1	Chalk ,talk,
V	and various	5.04	Influence on Instruction sets	T2,T1	1	PPT
V	nrocessor			1	1	*** 1
V	processor families.(K2	5.05	Data Path and control consideration	T2,T1	1	Web Resources
V	-	5.05		T2,T1	1	Resources Chalk ,Talk



COLLEGE OF ENGINEERING & TECHNOLOGY (AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

		Occur	arampuram, w.G.DT., Narsapur-534	200, (711)	allia i id	auesii)	
		5.08	ARM family	T1,R1	1	Web Resources	
		5.09	Motorola 680X0 and Coldfire families	T1,R1	1	Web Resources	
		5.10	Intel IA 64 Family	T1,R1	1	Web Resources	
		5.11	SPARC Family.	T1,R1	1	Web Resources	
Discussi	on of previous	s vear questi	on papers		1	Resources	
	on of previous	<u> </u>	1 1		1		
	on of previous				1		
Discussi	on of previous	s year questi	on papers		1		
Discussi	on of previous	s year questi	on papers		1		
				Total		16	
			CUMULATIVE PROPOSED PR	ERIODS	65		
Text Bo							
S.No.			TITLE, EDITION, PUBLISHER,				
1	Carl Ha	macher, Zv	onks Varanesic ,SafeaZaky,Comput	er Organ	ızatıon,	Fifth Edition,	
	McGraw	Hill 2015.					
2	2 M. Moris Mano ,Computer System Organization, Pearson PTE academic Revised				Revised Third		
	Edition 2019.						
Referen	ce Books:						
S.No.	AUTHO	RS, BOOK	TITLE, EDITION, PUBLISHER,	YEAR O	F PUB	LICATION	
1	William	Stallings ,C	Computer Organization and Architectu	ure,Sixth	Edition,	Pearson/PHI.	
	2006	2006					
2	2 John L. Hennessy and David A. Patterson Computer Organization a quantitative app				tive approach,		
	Fourth Ed	Fourth Edition, Elsevier 2012.					
3	Andrew	Andrew s. Tanenbaum ,Structured Computer Organization -4th Edition, PHI/ Pearson					
	2012	2012					
4	Sivaraam	Sivaraama, Dandamudi ,Fundamentals of Computer Organization and Design,Springer Int.					
	Edition-2014.						
Web De	tails						
1	1	.wikibooks.	org/wiki/IB/Group_4/Computer_Scie	nce/Comp	outer_O	rganisation	
2	2 http://www.cs.uwm.edu/classes/cs458/Lecture/HTML/ch05.html						



COLLEGE OF ENGINEERING & TECHNOLOGY

(AUTONOMOUS)

Accredited by National Board of Accreditation, AICTE, New Delhi, Accredited by NAAC with "A" Grade – 3.32 CGPA, Recognized under 2(f) & 12(B) of UGC Act 1956, Approved by AICTE, New Delhi, Permanent Affiliation to JNTUK, Kakinada Seetharampuram, W.G.DT., Narsapur-534280, (Andhra Pradesh)

3	http://www.cse.iitm.ac.in/~vplab/courses/comp_org.html					
Activities p	Activities planned for achievement of outcomes:					
Activities to	Activities to be selected from following list (Partial list, more activities can be added by faculty)					
1.	Assignments					
2.	Quizzes					
3.	Internal Assessment Tests					
4.	Crossword					
5.	Role Play					
6.	Mini Project					
Assignment	ts:					
A-1						
A-2						
A-3						
A-4						

		Name	Signature with Date
i.	Faculty	Mr.M Lakshmi Narayana	
ii.	Faculty II (for common Course)		
iii.	Course Coordinator		
iv.	Module Coordinator		

Principal